# ASSP For Power Supply Applications (Secondary battery)

# DC/DC Converter IC for Charging Li-ion battery

# **MB3887**

#### **■** DESCRIPTION

The MB3887 is a DC/DC converter IC suitable for down-conversion, using pulse-width (PWM) charging and enabling output voltage to be set to any desired level from one cell to four cells.

These ICs can dynamically control the secondary battery's charge current by detecting a voltage drop in an AC adapter in order to keep its power constant (dynamically-controlled charging).

The charging method enables quick charging, for example, with the AC adapter during operation of a notebook PC.

The MB3887 provides a broad power supply voltage range and low standby current as well as high efficiency, making it ideal for use as a built-in charging device in products such as notebook PC.


This product is covered by US Patent Number 6,147,477.

#### **■ FEATURES**

 Detecting a voltage drop in the AC adapter and dynamically controlling the charge current (Dynamically-controlled charging)

(Continued)

#### **■ PACKAGE**





(Continued)

• Output voltage setting using external resistor : 1 cell to 4 cells

• High efficiency : 96% (VIN = 19 V, Vo = 16.8 V)

Wide range of operating supply voltages : 8 V to 25 V

• Output voltage setting accuracy  $: 4.2 \text{ V} \pm 0.74\%$  (Ta = -10 °C to +85 °C, per cell)

• Charging current accuracy : ±5%

• Built-in frequency setting capacitor enables frequency setting using external resistor only

• Oscillation frequency range : 100 kHz to 500 kHz

• Built-in current detection amplifier with wide in-phase input voltage range: 0 V to VCC


• In standby mode, leave output voltage setting resistor open to prevent inefficient current loss

Built-in standby current function
 : 0 μA (standard)

• Built-in soft-start function independent of loads

• Built-in totem-pole output stage supporting P-channel MOS FET devices


# **■ PIN ASSIGNMENT**



# **■ PIN DESCRIPTION**

Pin No.	Symbol	I/O	Descriptions
1	-INC2	I	Current detection amplifier (Current Amp2) input terminal.
2	OUTC2	0	Current detection amplifier (Current Amp2) output terminal.
3	+INE2	I	Error amplifier (Error Amp2) non-inverted input terminal.
4	-INE2	I	Error amplifier (Error Amp2) inverted input terminal.
5	FB2	0	Error amplifier (Error Amp2) output terminal.
6	VREF	0	Reference voltage output terminal.
7	FB1	0	Error amplifier (Error Amp1) output terminal.
8	-INE1	I	Error amplifier (Error Amp1) inverted input terminal
9	+INE1	I	Error amplifier (Error Amp1) non-inverted input terminal.
10	OUTC1	0	Current detection amplifier (Current Amp1) output terminal.
11	OUTD	0	With IC in standby mode, this terminal is set to "Hi-Z" to prevent loss of current through output voltage setting resistance.  Set CTL terminal to "H" level to output "L" level.
12	-INC1	I	Current detection amplifier (Current Amp1) input terminal.
13	+INC1	I	Current detection amplifier (Current Amp1) input terminal.
14	CTL	I	Power supply control terminal. Setting the CTL terminal at "L" level places the IC in the standby mode.
15	FB3	0	Error amplifier (Error Amp3) output terminal.
16	-INE3	I	Error amplifier (Error Amp3) inverted input terminal.
17	RT	_	Triangular-wave oscillation frequency setting resistor connection terminal.
18	VCC	_	Power supply terminal for reference power supply and control circuit.
19	VH	0	Power supply terminal for FET drive circuit (VH = VCC - 6 V) .
20	OUT	0	External FET gate drive terminal.
21	VCC (O)	_	Output circuit power supply terminal.
22	CS		Soft-start capacitor connection terminal.
23	GND	_	Ground terminal.
24	+INC2	I	Current detection amplifier (Current Amp2) input terminal.

# **■ BLOCK DIAGRAM**



# ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Rat	Unit	
Farameter	Syllibol	Conditions	Min	Max	Offic
Power supply voltage	Vcc	VCC, VCC (O) terminal	_	28	V
Output current	louт	_	_	60	mA
Peak output current	Іоит	Duty ≤ 5 % (t = 1 / fosc × Duty)	_	700	mA
Power dissipation	P□	Ta ≤ +25 °C	_	740*	mW
Storage temperature	Тѕтс	_	<b>–55</b>	+125	°C

 $<sup>^{\</sup>star}$  : The package is mounted on the dual-sided epoxy board (10 cm  $\times$  10 cm) .

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

Doromotor	Cumbal	Conditions		Value			
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
Power supply voltage	Vcc	VCC, VCC (O) terminal	8		25	V	
Reference voltage output current	IREF	_	-1	_	0	mA	
VH terminal output current	Ivн	_	0	_	30	mA	
Input voltogo	VINE	-INE1 to -INE3, +INE1, +INE2 terminal	0	_	Vcc - 1.8	V	
Input voltage	VINC	+INC1, +INC2, -INC1, -INC2 terminal	0	_	Vcc	V	
OUTD terminal output voltage	Voutd	_	0	_	17	V	
OUTD terminal output current	lоитр	_	0	_	2	mA	
CTL terminal input voltage	Vctl	_	0	_	25	V	
Output current	Іоит	_	-45	_	+45	mA	
Peak output current	Іоит	Duty ≤ 5 % (t = 1 / fosc × Duty)	-600	_	+600	mA	
Oscillation frequency	fosc	_	100	290	500	kHz	
Timing resistor	R⊤	_	27	47	130	kΩ	
Soft-start capacitor	Cs	_		0.022	1.0	μF	
VH terminal capacitor	Сун	_	_	0.1	1.0	μF	
Reference voltage output capacitor	Cref	_	_	0.1	1.0	μF	
Operating ambient temperature	Та	_	-30	+25	+85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

# **■ ELECTRICAL CHARACTERISTICS**

 $(Ta = +25 \, {}^{\circ}C, \, VCC = 19 \, V, \, VCC \, (O) = 19 \, V, \, VREF = 0 \, mA)$ 

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	11 V 5 V mV mV 2 mA
1.   Reference voltage   VREF2   6   Ta = -10 °C to +85 °C   4.95   5.00   5.00   5.00	5 V mV mV 2 mA
1. Reference voltage block [REF]	mV mV 2 mA
Reference voltage block [REF] Input stability Line 6 VCC = 8 V to 25 V — 3 10 VREF = 0 mA to -1 mA — 1 10 Short-circuit output current Ios 6 VREF = 1 V — 50 — 25 — -15 VTLH 18 VCC = VCC (O), VCC = $\sqrt{100}$ 6.2 6.4 6.6	mV 2 mA
[REF] Short-circuit output current Ios 6 VREF = 1 V $-50$ $-25$ $-1$ $V_{TLH}$ 18 $V_{CC} = V_{CC}$ (O), $-25$ 6.4 6.6	2 mA
Short-circuit output current Ios 6 VREF = 1 V $-50$ $-25$ $-1$ $V_{TLH}$ 18 $V_{CC} = V_{CC}$ (O), $V_{CC} = \sqrt{100}$ 6.2 6.4 6.6	
$  V_{\text{TLH}}   18   V_{\text{CC}} =    6.2   6.4   6.6$	; V
2. Under voltage lockout protectors   Threshold voltage   VTHL   18   VCC = VCC (O) , VCC = √2   5.4   5.6   VTHL   18   VCC = √2   VCC = √2	S V
tion circuit Hysteresis width VH 18 VCC = VCC (O) — 1.0* —	· V
block [UVLO] Threshold voltage $V_{TLH}$ 6 $VREF = \sqrt{}$ 2.6 2.8 3.0	) V
[UVLO] Threshold voltage $V_{THL}$ 6 $VREF = \overline{V}$ 2.4 2.6 2.8	3 V
Hysteresis width VH 6 — 0.2 —	. V
3. Soft-start block Charge current Ics 22 — — — — — — — — — — — — — — — — — —	μΑ
4. Oscillation frequency $fosc$ 20 $RT = 47 k\Omega$ 260 290 32	) kHz
waveform oscillator circuit block [OSC]	. %
Input offset voltage $V_{10}$ $\begin{pmatrix} 3, 4, \\ 8, 9 \end{pmatrix}$ FB1 = FB2 = 2 V $-$ 1 5	mV
Input bias current I <sub>B</sub> 3, 4, 8, 9 — — — — — — — — — — — — — — — — — —	nA
In-phase input voltage range $V_{CM}$ $\begin{bmatrix} 3,4,\\8,9 \end{bmatrix}$ $\begin{bmatrix} & & & & & & & & & & & & & & & & & & $	1.8 V
Error amplifier Voltage gain Av 5, 7 DC — 100* —	dB
block [Error Amp1, Error Amp2]  Frequency bandwidth  BW 5, 7 AV = 0 dB — 2* —	MHz
Output voltage	· V
Output voltage         VFBL         5, 7         —         20         20	) mV
Output source current Isource 5, 7 FB1 = FB2 = 2 V — — — — — — — — — — — — — — — — — —	mA
Output sink current   Isink   5, 7   FB1 = FB2 = 2 V   150   300   —	μΑ

<sup>\*:</sup> Standard design value.

 $(Ta = +25 \, ^{\circ}C, \, VCC = 19 \, V, \, VCC \, (O) = 19 \, V, \, VREF = 0 \, mA)$ 

Parameter		Sym-	Pin	Conditions	Value			Unit
		bol	No.	Conditions	Min	Тур	Max	
		V <sub>TH1</sub>	16	FB3 = 2 V, Ta = +25 °C	4.183	4.200	4.225	V
	Threshold voltage	V <sub>TH2</sub>	16	FB3 = 2 V, Ta = -10 °C to +85 °C	4.169	4.200	4.231	V
	Input current	I <sub>INE3</sub>	16	-INE3 = 0 V	-100	-30		nA
	Voltage gain	A۷	15	DC	_	100*		dB
5-2.	Frequency bandwidth	BW	15	AV = 0 dB	_	2*	_	MHz
Error amplifier	Output voltage	V <sub>FВН</sub>	15	_	4.7	4.9	_	V
block [Error Amp3]	Output voltage	V <sub>FBL</sub>	15	_	_	20	200	mV
[Enor / impo]	Output source current	Isource	15	FB3 = 2 V	_	-2	-1	mA
	Output sink current	Isink	15	FB3 = 2 V	150	300		μΑ
	OUTD terminal output leak current	ILEAK	11	OUTD = 17 V		0	1	μА
	OUTD terminal output ON resistor	Ron	11	OUTD = 1 mA		35	50	Ω
	Input offset voltage	Vio	1, 12, 13, 24	+INC1 = +INC2 = -INC1 = -INC2 = 3 V to VCC	-3	_	+3	mV
6. Current detection amplifier block [Current Amp1, Current Amp2]		I+inch	13, 24	+INC1 = +INC2 = 3 V to VCC, $\Delta V_{IN} = -100 \text{ mV}$	_	20	30	μА
	Input current	I-inch	1, 12	+INC1 = +INC2 = 3 V to VCC, ΔVin = -100 mV	_	0.1	0.2	μА
,,		I+INCL	13, 24	+INC1 = +INC2 = 0  V, $\Delta \text{Vin} = -100 \text{ mV}$	-180	-120	_	μА
		I-incl	1, 12	+INC1 = +INC2 = 0  V, $\Delta \text{Vin} = -100 \text{ mV}$	-195	-130	_	μА

<sup>\*:</sup> Standard design value

 $(Ta = +25 \, ^{\circ}C, \, VCC = 19 \, V, \, VCC \, (O) = 19 \, V, \, VREF = 0 \, mA)$ 

Por	Parameter		Pin	Conditions		Value		Unit
Para			No.	Conditions	Min	Тур	Max	Onit
		Voutc1	2, 10	+INC1 = +INC2 = 3 V to VCC, ΔVin = -100 mV	1.9	2.0	2.1	V
	Current detection	Voutc2	2, 10	+INC1 = +INC2 = 3 V to VCC, ΔVin = -20 mV	0.34	0.40	0.46	V
	voltage	Vоитсз	2, 10	+INC1 = +INC2 = 0 V to 3 V, ΔVin = -100 mV	1.8	2.0	2.2	V
6.		Voutc4	2, 10	+INC1 = +INC2 = 0 V to 3 V, ΔVin = -20 mV	0.2	0.4	0.6	V
Current detection amplifier block [Current Amp1,	In-phase input voltage range	Vсм	1, 12, 13, 24	_	0	_	Vcc	V
Current Amp2]	Voltage gain	A۷	2, 10	+INC1 = +INC2 = 3 V to VCC, ΔVin = -100 mV	19	20	21	V/V
	Frequency bandwidth	BW	2, 10	AV = 0 dB	_	2*	_	MHz
	Output voltage	Vоитсн	2, 10	_	4.7	4.9		V
	Output voltage	Voutcl	2, 10	_		20	200	mV
	Output source current	Isource	2, 10	OUTC1 = OUTC2 = 2 V	_	-2	-1	mA
	Output sink cur- rent	İsink	2, 10	OUTC1 = OUTC2 = 2 V	150	300		μА
7. PWM		VTL	5, 7, 15	Duty cycle = 0 %	1.4	1.5		V
comparator block [PWM Comp.]	Threshold voltage	Vтн	5, 7, 15	Duty cycle = 100 %		2.5	2.6	V


<sup>\*:</sup> Standard design value


$$(Ta = +25 \, ^{\circ}C, \, VCC = 19 \, V, \, VCC \, (O) = 19 \, V, \, VREF = 0 \, mA)$$


Parameter		Sym-	Pin	Conditions		Value		Unit
		bol	No.	Conditions	Min	Тур	Max	
	Output source current	Isource	20	OUT = 13 V, Duty $\leq$ 5 % (t = 1 / fosc × Duty)	_	-400*	_	mA
	Output sink current	İsink	20	OUT = 19 V, Duty $\leq$ 5 % (t = 1 / fosc × Duty)	_	400*		mA
8. Output block	Output ON	Rон	20	OUT = -45 mA	_	6.5	9.8	Ω
[OUT]	resistor	Rol	20	OUT = 45 mA	_	5.0	7.5	Ω
	Rise time	tr1	20	OUT = 3300 pF (Si4435 × 1)		50*		ns
	Fall time	tf1	20	OUT = 3300 pF (Si4435 × 1)	_	50*	_	ns
	CTL input voltage	Von	14	IC Active mode	2	_	25	V
9. Control block	CTE Input voltage	Voff	14	IC Standby mode	0	_	0.8	V
[CTL]	Input current	Істін	14	CTL = 5 V		100	150	μΑ
	input current	Істіі	14	CTL = 0 V		0	1	μΑ
10. Bias voltage block [VH]	Output voltage	Vн	19	VCC = VCC (O) = 8 V to 25 V, VH = 0 to 30 mA	Vcc – 6.5	Vcc - 6.0	Vcc – 5.5	V
11.	Standby current	Iccs	18	VCC = VCC (O), CTL = 0 V	_	0	10	μΑ
General	Power supply cur- rent	Icc	18	VCC = VCC (O) , CTL = 5 V	_	8	12	mA

<sup>\*:</sup> Standard design value

# **■ TYPICAL CHARACTERISTICS**







VCC = 19 V  $10 \text{ k}\Omega$   Frequency f (Hz)
Error amplifier gain and phase vs. Frequency


100 k


1 M

1 k


10 k


10 M






## Current detection amplifier gain and phase vs. Frequency







#### **■ FUNCTIONAL DESCRIPTION**

#### 1. DC/DC Converter Unit

#### (1) Reference voltage block (Ref)

The reference voltage generator uses the voltage supplied from the VCC terminal (pin 18) to generate a temperature-compensated, stable voltage (5.0 V Typ) used as the reference supply voltage for the IC's internal circuitry.

This terminal can also be used to obtain a load current to a maximum of 1mA from the reference voltage VREF terminal (pin 6).

#### (2) Triangular wave oscillator block (OSC)

The triangular wave oscillator builds the capacitor for frequency setting into, and generates the triangular wave oscillation waveform by connecting the frequency setting resistor with the RT terminal (pin 17).

The triangular wave is input to the PWM comparator on the IC.

#### (3) Error amplifier block (Error Amp1)

This amplifier detects the output signal from the current detection amplifier (Current amp1), compares this to the +INE1 terminal (pin 9), and outputs a PWM control signal to be used in controlling the charging current.

In addition, an arbitrary loop gain can be set up by connecting a feedback resistor and capacitor between the FB1 terminal (pin 7) and -INE1 terminal (pin 8), providing stable phase compensation to the system.

#### (4) Error amplifier block (Error Amp2)

This amplifier (Error Amp2) detects voltage drop of the AC adapter and outputs a PWM control signal.

In addition, an arbitrary loop gain can be set by connecting a feedback resistor and capacitor from the FB2 terminal (pin 5) to the –INE2 terminal (pin 4) of the error amplifier, enabling stable phase compensation to the system.

#### (5) Error amplifier block (Error Amp3)

This error amplifier (Error Amp3) detects the output voltage from the DC/DC converter and outputs the PWM control signal. External output voltage setting resistors can be connected to the error amplifier inverted input terminal to set the desired level of output voltage from 1 cell to 4 cells.

In addition, an arbitrary loop gain can be set by connecting a feedback resistor and capacitor from the FB3 terminal (pin 15) to the –INE3 terminal (pin 16) of the error amplifier, enabling stable phase compensation to the system.

Connecting a soft-start capacitor to the CS terminal (pin 22) prevents rush currents when the IC is turned on.

Using an error amplifier for soft-start detection makes the soft-start time constant, independent of the output load.

#### (6) Current detection amplifier block (Current Amp1)

The current detection amplifier (Current Amp1) detects a voltage drop which occurs between both ends of the output sense resistor (Rs) due to the flow of the charge current, using the +INC1 terminal (pin 13) and -INC1 terminal (pin 12). Then it outputs the signal amplified by 20 times to the error amplifier (Error Amp1) at the next stage.

#### (7) PWM comparator block (PWM Comp.)

The PWM comparator circuit is a voltage-pulse width converter for controlling the output duty of the error amplifiers (Error Amp1 to Error Amp3) depending on their output voltage.

The PWM comparator circuit compares the triangular wave generated by the triangular wave oscillator to the error amplifier output voltage and turns on the external output transistor during the interval in which the triangular wave voltage is lower than the error amplifier output voltage.

#### (8) Output block (OUT)

The output circuit uses a totem-pole configuration capable of driving an external P-channel MOS FET.

The output "L" level sets the output amplitude to 6 V (Typ) using the voltage generated by the bias voltage block (VH) .

This results in increasing conversion efficiency and suppressing the withstand voltage of the connected external transistor in a wide range of input voltages.

#### (9) Control block (CTL)

Setting the CTL terminal (pin 14) low places the IC in the standby mode. (The supply current is  $10\,\mu\text{A}$  at maximum in the standby mode.)

#### **CTL** function table

CTL	Power	OUTD
L	OFF (Standby)	Hi-Z
Н	ON (Active)	L

#### (10) Bias voltage block (VH)

The bias voltage circuit outputs  $V_{CC}$  –6 V (Typ) as the minimum potential of the output circuit. In the standby mode, this circuit outputs the potential equal to VCC.

#### 2. Protection Functions

### Under voltage lockout protection circuit (UVLO)

The transient state or a momentary decrease in supply voltage or internal reference voltage (VREF), which occurs when the power supply (VCC) is turned on, may cause malfunctions in the control IC, resulting in breakdown or degradation of the system.

To prevent such malfunction, the under voltage lockout protection circuit detects a supply voltage or internal reference voltage drop and fixes the OUT terminal (pin 20) to the "H" level. The system restores voltage supply when the supply voltage or internal reference voltage reaches the threshold voltage of the under voltage lockout protection circuit.

#### Protection circuit (UVLO) operation function table

When UVLO is operating (VCC or VREF voltage is lower than UVLO threshold voltage.)

OUTD	OUT	CS
Hi-Z	Н	L

#### 3. Soft-Start Function

#### Soft-start block (SOFT)


Connecting a capacitor to the CS terminal (pin 22) prevents rush currents when the IC is turned on. Using an error amplifier for soft-start detection makes the soft-start time constant, being independent of the output load of the DC/DC converter.

#### ■ SETTING THE CHARGING VOLTAGE

The charging voltage (DC/DC output voltage) can be set by connecting external voltage setting resistors (R3, R4) to the –INE3 terminal (pin 16) . Be sure to select a resistor value that allows you to ignore the on-resistor (35  $\Omega$ , 1mA) of the internal FET connected to the OUTD terminal (pin 11) . In standby mode, the charging voltage is applied to OUTD termial. Therefore, output voltage must be adjusted so that voltage applied to OUTD terminal is 17 V or less.

Battery charging voltage: Vo

$$V_0(V) = (R3 + R4) / R4 \times 4.2(V)$$



#### ■ METHOD OF SETTING THE CHARGING CURRENT

The charge current (output limit current) value can be set with the voltage at the +INE1 terminal (pin 9) . If a current exceeding the set value attempts to flow, the charge voltage drops according to the set current value.

Battery charge current setting voltage : +INE1

+INE1 (V) = 
$$20 \times I1$$
 (A)  $\times Rs$  ( $\Omega$ )

#### ■ METHOD OF SETTING THE TRIANGULAR WAVE OSCILLATION FREQUENCY

The triangular wave oscillation frequency can be set by the timing resistor (R<sub>T</sub>) connected the RT terminal (pin 17).

Triangular wave oscillation frequency: fosc

fosc (kHz) 
$$\Rightarrow$$
 13630 / R<sub>T</sub> (k $\Omega$ )

#### ■ METHOD OF SETTING THE SOFT-START TIME


For preventing rush current upon activation of IC, the IC allows soft-start using the capacitor (Cs) connected to the CS terminal (pin 22).


When CTL terminal (pin 14) is placed under "H" level and IC is activated ( $Vcc \ge UVLO$  threshold voltage), Q2 is turned off and the external soft-start capacitor (Cs) connected to the CS terminal is charged at 10  $\mu$ A.

Error Amp output (FB3 terminal (pin 15) ) is determined by comparison between the lower voltage of the two non-reverse input terminals (4.2 V and CS terminal voltage) and reverse input terminal voltage (–INE3 terminal (pin 16) voltage) . Within the soft-start period (CS terminal voltage < 4.2 V) , FB3 is determined by comparison between –INE3 terminal voltage and CS terminal voltage, and DC/DC converter output voltage goes up proportionately with the increase of CS terminal voltage caused by charging on the soft-start capacitor. Soft-start time is found by the following formula :

Soft-start time: ts (time to output 100 %)

ts (s) 
$$\Rightarrow$$
 0.42  $\times$  Cs ( $\mu$ F)






### ■ AC ADAPTOR VOLTAGE DETECTION


• With an external resistor connected to the +INE2 terminal (pin 3), the IC enters the dynamically-controlled charging mode to reduce the charge current to keep AC adapter power constant when the partial potential point A of the AC adapter voltage (VCC) becomes lower than the voltage at the -INE2 terminal.

AC adapter detection voltage setting: Vth

$$Vth (V) = (R1 + R2) / R2 \times -INE2$$




### **■ OPERATION TIMING DIAGRAM**




# ■ PROCESSING WITHOUT USING THE CURRENT AMP

When Current Amp is not used, connect the +INC1 terminal (pin 13) , +INC2 terminal (pin 24) , -INC1 terminal (pin 12) , and -INC2 terminal (pin 1) to VREF, and then leave OUTC1 terminal (pin 10) and OUTC2 terminal (pin 2) open.




# ■ PROCESSING WITHOUT USING OF THE ERROR AMP

When Error Amp is not used, leave FB1 terminal (pin 7) , FB2 terminal (pin 5) open and connect the -INE1 terminal (pin 8) and -INE2 terminal (pin 4) to GND and connect +INE1 terminal (pin 9) , and +INE2 terminal (pin 3) , to VREF.




### ■ PROCESSING WITHOUT USING OF THE CS TERMINAL

When soft-start function is not used, leave the CS terminal (pin 22) open.




### ■ NOTE ON AN EXTERNAL REVERSE-CURRENT PREVENTIVE DIODE

- Insert a reverse-current preventive diode at one of the three locations marked \* to prevent reverse current from the battery.
- When selecting the reverse current prevention diode, be sure to consider the reverse voltage (V<sub>R</sub>) and reverse current (I<sub>R</sub>) of the diode.



# **■ APPLICATION EXAMPLE**



# **■ PARTS LIST**

COMPONENT	ITEM	SPECIF	ICATION	VENDOR	PARTS No.
Q1 Q2	P-ch FET N-ch FET	$VDS = -30 \text{ V}, ID = \pm 8 \text{ A} \text{ (Max)}$ VDS = 60  V, ID = 0.115  A (Max)		VISHAY SILICONIX VISHAY SILICONIX	Si4435DY 2N7002E
D1	Diode	VF = 0.42 V (	Max), $IF = 3 A$	ROHM	RB053L-30
L1	Inductor	22 μΗ	3.5 A, 31.6 mΩ	TDK	SLF12565T- 220M3R5
C1	OS-CON™	22 μF	25 V (10 %)	SANYO	25SL22M
C2, C3	Electrolytic Condenser	100 μF	25 V (10 %)	SANYO	25CV100AX
C4	Ceramics Condenser	0.022 μF	50 V	TDK	C1608JB1H223K
C5	Ceramics Condenser	0.1 μF	16 V	KYOCERA	CM21W5R104K16
C6	Ceramics Condenser	1500 pF	10 V	MURATA	GRM39B152K10
C7	Ceramics Condenser	0.1 μF	25 V	MURATA	GRM39F104KZ25
C8	Ceramics Condenser	10000 pF	10 V	MURATA	GRM39B103K10
C9	Ceramics Condenser	0.1 μF	16 V	KYOCERA	CM21W5R104K16
C10	Ceramics Condenser	5600 pF	10 V	MURATA	GRM39B562K10
R1	Resistor	0.033 Ω	1.0 %	SEIDEN TECHNO	RK73Z1J-0D
R2	Resistor	47 kΩ	0.5 %	KOA	RK73G1J-473D
R3	Resistor	330 kΩ	0.5 %	KOA	RK73G1J-334D
R4	Resistor	82 kΩ	0.5 %	KOA	RK73G1J-823D
R5	Resistor	330 kΩ	0.5 %	KOA	RK73G1J-334D
R6	Resistor	68 kΩ	0.5 %	KOA	RK73G1J-683D
R7	Resistor	22 kΩ	0.5 %	KOA	RK73G1J-223D
R8	Resistor	100 kΩ	0.5 %	KOA	RK73G1J-104D
R9	Resistor	10 kΩ	1.0 %	KYOCERA	CR21-103-F
R10 to R12	Resistor	$30~\mathrm{k}\Omega$	0.5 %	KOA	RK73G1J-303D
R13	Resistor	20 kΩ	0.5 %	KOA	RK73G1J-203D
R14	Resistor	1 kΩ	0.5 %	KOA	RK73G1J-102D
R15	Resistor	120 Ω	0.5 %	ssm	RR0816P121D
R16, R18	Resistor	200 kΩ	0.5 %	KOA	RK73G1J-204D
R17, R19	Resistor	100 kΩ	0.5 %	KOA	RK73G1J-104D

Note: VISHAY SILICONIX: VISHAY Intertechnology, Inc.

ROHM: ROHM CO., LTD. TDK: TDK Corporation


SANYO : SANYO Electric Co., Ltd. KYOCERA : Kyocera Corporation


MURATA: Murata Manufacturing Co., Ltd. SEIDEN TECHNO: SEIDEN TECHNO CO., LTD.


KOA: KOA Corporation ssm: SUSUMU Co., Ltd.


OS-CON is a trademark of SANYO Electric Co., Ltd.


## **■ REFERENCE DATA**














Soft-start operating waveform constant voltage mode (set at 16.8 V)



# Discharge operating waveform constant voltage mode (set at 12.6 V)



Discharge operating waveform constant voltage mode (set at 16.8 V)




### **■ USAGE PRECAUTIONS**

- Printed circuit board ground lines should be set up with consideration for common impedance.
- Take appropriate static electricity measures.
  - Containers for semiconductor materials should have anti-static protection or be made of conductive material.
  - After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.
  - Work platforms, tools, and instruments should be properly grounded.
  - Working personnel should be grounded with resistance of 250 k $\Omega$  to 1 M $\Omega$  between body and ground.
- Do not apply negative voltages.
  - The use of negative voltages below –0.3 V may create parasitic transistors on LSI lines, which can cause malfunction.

### **■ ORDERING INFORMATION**

Part number	Package	Remarks
MB3887PFV	24-pin plastic SSOP (FPT-24P-M03)	

# **■ PACKAGE DIMENSION**



# **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0211 © FUJITSU LIMITED Printed in Japan